

# **ECEN 714**

---

## **Lab2: Cadence Custom layout:**

### **Design Rules, Extraction, and Verification**

**Name: Sheena Selvakumar**


**UIN:537000654**

**TA:Lilith Xu**


**Lab section:609**

## Inverter:


- Schematic:




- Symbol:




- Layout:




- **Extracted:**



- DRC Report:




## • LVS Report:




NAND:


- **Schematic:**



- **Symbol:**




- **Layout:**




- **Extracted:**






- DRC Report:




## • LVS Report:




XOR:


- Schematic:




- Symbol:




- **Layout:**



- **Extracted:**



- DRC Report:



- **LVS Report:**

